PIC16F737-I/SP【PDF 30/231 页】IC PIC MCU FLASH 4KX14 28DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

26页 27页 28页 29页 [30页]31页 32页 33页 34页

2009 Microchip Technology Inc.

DS39636D-page 131

PIC18F2X1X/4X1X

14.0 CAPTURE/COMPARE/PWM

(CCP) MODULES

PIC18F2X1X/4X1X devices all have two CCP

(Capture/Compare/PWM) modules. Each module con-

tains a 16-bit register which can operate as a 16-bit

Capture register, a 16-bit Compare register or a PWM

Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules

(CCP1 and CCP2) operate as described in this chapter.

In 40/44-pin devices, CCP1 is implemented as an

Enhanced CCP module with standard Capture and

Compare modes and Enhanced PWM modes. The

ECCP implementation is discussed in Section 15.0

“Enhanced

Capture/Compare/PWM

(ECCP)

Module”.

The Capture and Compare operations described in this

chapter apply to all standard and Enhanced CCP

modules.

REGISTER 14-1:

CCPXCON REGISTER (CCP2 MODULE, CCP1 MODULE IN 28-PIN DEVICES)

Note: Throughout this section and Section 15.0

“Enhanced Capture/Compare/PWM (ECCP)

Module”, references to the register and bit

names for CCP modules are referred to gener-

ically by the use of ‘x’ or ‘y’ in place of the

specific module number. Thus, “CCPxCON”

might refer to the control register for CCP1,

CCP2 or ECCP1. “CCPxCON” is used

throughout these sections to refer to the

module control register, regardless of whether

the CCP module is a standard or Enhanced

implementation.

U-0

R/W-0

—

DCxB1

DCxB0

CCPxM3

CCPxM2 CCPxM1 CCPxM0

bit 7

bit 0

bit 7-6

Unimplemented: Read as ‘0’

bit 5-4

DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP Module x

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs

(DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0

CCPxM3:CCPxM0: CCP Module x Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCP module)

0001 = Reserved

0010 = Compare mode, toggle output on match (CCPIF bit is set)

0011 = Reserved

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode: initialize CCP pin low; on compare match, force CCP pin high

(CCPIF bit is set)

1001 = Compare mode: initialize CCP pin high; on compare match, force CCP pin low

(CCPIF bit is set)

1010 = Compare mode: generate software interrupt on compare match (CCPIF bit is set,

CCP pin reflects I/O state)

1011 = Compare mode: trigger special event, reset timer, start A/D conversion on

CCP2 match (CCPxIF bit is set)

11xx =PWM mode

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式